Docket No.: IMPJ-0003D1

## **Amendments to the Claims:**

This listing of claims will replace all prior versions and listings of claims in the application.

## **Listing of Claims:**

- 1-35. (Canceled)
- 36. (Original) A pFET synapse transistor, comprising:
  - a p- doped substrate;
  - a first n- well and a second n- well disposed in said substrate;
- a first p+ doped region disposed in said first n- well forming a source and a second p+ doped region disposed in said first n- well forming a drain;
  - a channel disposed in said first n- well between said source and said drain;
- a third p+ doped region and a fourth p+ doped region disposed in said second n- well, said third p+ region and said fourth p+ region together forming a tunneling junction;
- a layer of gate oxide disposed above said channel, said first n- well and said second n-well;
  - a polysilicon floating gate disposed above said layer of gate oxide;
  - a source contact terminal electrically coupled to said source;
  - a drain contact terminal electrically coupled to said drain; and
  - a well contact terminal electrically coupled to said second n- well.

Docket No.: IMPJ-0003D1

37. (Original) A pFET synapse transistor in accordance with claim 36, wherein said third p+ doped region and said fourth p+ doped region are shorted together with a conductive layer which forms a bridge over said floating gate.

- 38. (Original) A pFET synapse transistor in accordance with claim 37, wherein said well contact terminal is strapped to said third p+ doped region and said fourth p+ doped region.
- 39. (Original) A pFET synapse transistor in accordance with claim 38, wherein said transistor is formed with a single layer of conductive polysilicon.
- 40. (Original) A pFET synapse transistor in accordance with claim 36 fabricated using a standard CMOS process.

41-43. (Canceled)

4.